Applications for high resolution 3D profiles, so-called grayscale lithography, exist in diverse fields such as optics, nanofluidics and tribology. All of them require the fabrication of patterns with reliable absolute patterning depth independent of the substrate location and target materials. Here we present a complete patterning and pattern-transfer solution based on thermal scanning probe lithography (t-SPL) and dry etching. We demonstrate the fabrication of 3D profiles in silicon and silicon oxide with nanometer scale accuracy of absolute depth levels. An accuracy of less than 1nm standard deviation in t-SPL is achieved by providing an accurate physical model of the writing process to a model-based implementation of a closed-loop lithography process. For transfering the pattern to a target substrate we optimized the etch process and demonstrate linear amplification of grayscale patterns into silicon and silicon oxide with amplification ratios of ∼6 and ∼1, respectively. The performance of the entire process is demonstrated by manufacturing photonic molecules of desired interaction strength. Excellent agreement of fabricated and simulated structures has been achieved.
. In the case of multigate FET transistors, the 3D profiles are achieved by transforming the 2D lithography masks into the desired profiles using pattern-transfer technologies such as dry etching. However, the use of a 2D lithography imposes restrictions on the achievable device geometries and requires careful development of the transfer processes.
3D lithography removes the need for such time-consuming process development by directly defining the desired 3D structure. Grayscale lithography, i.e., the formation of a 3D surface profile (see Fig. 1a ) is less flexible than fully 3D techniques, such as 3D direct laser writing 3 . However, grayscale lithography is directly compatible with the standard deposition and etching processes which are applied to the top of a sample following lithography, and thus has a wide range of applications. In optics, for example, it can be used to fabricate curved, multi-mode waveguides 4 and optical cavities with high ratios of the Q-factor to the mode volume 5 for quantum photonics [6] [7] [8] . In the field of electron optics, a helical structure could be used to impart orbital angular momentum to free electrons 9 . In contrast to the curved, multimode waveguide of ref. 4 , the latter examples require lateral resolutions on the order of a few 10 s of nanometers and nanometer precision in the z-direction 10 . Electron beam lithography (EBL), the current state-of-the-art direct-write technique, is capable of such grayscale lithography. However, for feature sizes below 1 μm, 3D proximity correction is required 11 , which demands careful calibration and can be computationally intensive even for line features 12 . Focussed ion beams (FIB) can also be used for grayscale lithography. However, the surface modification caused by the incident ions extends over several 13 100's of nm and requires complex calculation of the "proximity-corrected" dose 14 . Moreover, FIB-milled surfaces are sensitive to further processing because of the damage caused by the incident ions 15 . Thermal Scanning Probe Lithography (t-SPL) has demonstrated the capability to create grayscale patterns with high lateral and vertical resolution [16] [17] [18] [19] . In t-SPL, a heated scanning probe is used to locally remove the resist polyphthalaldehyde, which decomposes endothermically when it comes into contact with a hot tip. As the resist exposure is localised to the dimensions of the tip 20 , long range proximity effects are absent. The write depth is controlled with high resolution by modulating the applied force on the cantilever. As a result, 3D grayscale patterns are fabricated in a single patterning run with high resolution 17 rather than requiring one patterning run per depth level 16 . These patterns can be transferred into a target substrate by dry etching 16, 21 . For practical applications, however, high resolution is not sufficient, because it only provides high differentiation of depth levels locally. Both the total depth and the uniformity of nominally the same depth across the field size are typically inaccurate owing to imperfect calibration, minute tip changes and drift effects. These effects need to be mitigated for most real-world applications, which require absolute precision, termed accuracy, in the reproduction of depth values. In our previous work 17 , where these effects were not compensated, the vertical accuracy was limited to ±20 nm. Moreover, a stable and linear pattern transfer is required to faithfully achieve a similar depth control in a target substrate. Here we report on a solutions to both of these challenges which enable nanometer vertical accuracy in the transferred pattern. On the lithography side, we implement and expand the previously sketched concept 22 of a feedback loop that is used to establish and maintain correct patterning parameters. We first outline and validate the model we use to describe the open-loop behavior. The model is then used in the framework of the Kalman algorithm to achieve a high-performance closed-loop lithography process. Next, we describe and characterize an enhanced transfer process, and demonstrate linear amplification and nanometer-scale control of the patterning depths in a silicon or silicon-oxide substrate. Finally, we fabricate wavelength-scale photonic molecules 23 . The fidelity of the entire fabrication process is demonstrated through a comparison of the cavities' optical response with the response predicted by ab initio simulations performed for the target cavity dimensions.
Results and Discussion
The concept of the closed-loop system relies on a combined write and read process as sketched in Fig. 1 . The written lines, see Fig. 1b , are inspected during the patterning process by the tip as it returns to the start of the next write line, see Fig. 1c . The combined process assures that thermal drift between write and read pixels is negligible due to the short time difference of several milli-seconds. Thus, a fixed assignment between read and write pixels, and in-situ monitoring of the lithography process on a pixel-by-pixel basis become possible. The pattern depth information obtained is fed into a Kalman control algorithm to provide optimized patterning parameters for the next patterning line. The Kalman algorithm requires a model that relates the control or "state" parameters (cf. the patterning parameters) to the system's observables (the patterning depth). This model must simultaneously be precise, to ensure fast convergence of the control loop, and computationally inexpensive so that it can be used during patterning. This paper begins by developing the model we use to relate the voltages applied to our cantilever (see Fig. 1b ) to the written depth.
We first consider the capacitive actuation of our cantilever. The cantilever (see Fig. 2a ) has in-plane dimensions of several 10 s of micrometers and a tip length of less than 1 μm. Therefore the system can be modelled as a voltage supply V F connected to a parallel-plate capacitor C whose upper electrode is constrained by a spring of stiffness k (see Fig. 2b ). The tip-sample separation z ts in the absence of a tip-sample force can be found by minimising the energy of such a system: where A eff is the effective area of the parallel plate capacitor, ε is the dielectric permittivity and l eff is the effective length of the cantilever tip. z ts0 is the tip-sample separation in the absence of an applied voltage. Figure 2c shows the measured tip height as a function of the substrate voltage V F for a silicon substrate. This measurement is possible because the cantilevers have integrated thermoresistive distance sensors 24 , which, in During patterning, the substrate voltage is switched by means of a solid-state relay on a timescale that is short in comparison with the mechanical time constants for the cantilever. Therefore dynamic effects cannot be neglected. Representative values for the static and dynamic behaviour of our optimised, stiffer (cf. k = 0.065 Nm , f R,1 = 135 kHz and Q = 33. Ignoring the non linear nature of the electrostatic force, the peak dynamic deflection for a given V F will be a factor of π = − = . R 2(1 /4Q) 1 95 times greater than the static deflection (see Fig. 2d ). Thus the peak cantilever deflection Δz F due to the substrate voltage V F will be
F F ts ts F 0 This peak deflection is obtained roughly 4 μs after V F is switched on. In our system, the voltage pulse is therefore applied for 5 μs so that the cantilever executes a single swing for each write pixel.
In write mode, the tip is heated via a resistive, low-doped region located at the base of the tip (see Fig. 1b ). The relationship between the heater voltage V H and the resistor temperature T(V H ) can be calibrated by first measuring the current-voltage characteristic for the heater 24 (see Figure S1 ). This heating of the cantilever results in a thermal deflection due to a material asymmetry introduced during the fabrication process. This deflection can only be measured with a thermally insensitive substrate and is typically 150 nm at 950 °C (see Figure S2 ). This out-of-plane deformation is relatively small compared with the dimensions of the cantilever and can therefore be well described simply as an offset to the piezo's z position Δz th (V H ). At high temperatures the thermally sensitive resist will decompose resulting in small tip sample forces as the tip tries to penetrate into the resist. In the absence of tip-sample forces, the patterning depth d w will be equal to the free swing depth d free (see Fig. 2d ). d free can be calculated from equation (2) as Figure S3 ). The black dashed line has a slope of 0.8. response, we have shifted each curve in Fig. 2f along the x-axis so that each one passes through the origin (the unshifted curves are shown in Figure S3 ). Figure 2f shows that at temperatures above 900 °C the measured patterning depth d w depends linearly on the free swing depth d free . Such that:
where m is the slope of linear relationship and z offs is the shift we apply to our calibration data to ensure that the curves pass through the origin. This shift is typically ±20 nm (see Figure S3 ). For T = 950 °C (black dashed line, Fig. 2f ), the slope of this line is slightly below unity (0.8), likely because of non vanishing, repulsive tip-sample forces. However, the assumption of a unity slope provides a relatively accurate initial estimate of the patterning dynamics. The roughness of the pattern reduces with increasing temperature. At lower temperatures, the statistical nature of the polymer decomposition process can lead to incomplete decomposition of material, which in turn would lead to the observed higher pattern roughness. For T = 950 °C, the root mean square (RMS) deviation from a line of best fit (black dashed line, Fig. 2f) is Rq ,tool = 0.4 nm. This roughness represents the intrinsic variability of our patterning process. During patterning the heater voltage is kept constant, and the substrate voltage for each write pixel V F i ( ) is calculated by first obtaining the required free swing depth from equation (4) and then using equation (3) (see supplementary information for further details) to calculate the corresponding substrate voltage. To write a pattern with sub-nanometer accuracy, the value of the offset z offs and the slope m must be further refined. By writing in the trace direction and reading in the retrace direction (see Fig. 1 ) the system continuously performs a measurement of the written pattern depth * along with the measurement uncertainty for this estimate. Next the tool updates the values of z offs and m it uses to calculate the substrate voltages V F . The size of this update depends on the measurement uncertainty and is determined using the Kalman algorithm 25 . This cycle of measurement and update is performed continuously during the write process. Figure 3 shows the result of using the closed-loop lithography process to write grayscale patterns. The result of writing a sine wave in a 110 nm thick film between depths of 10 nm and 35 nm is shown in Fig. 3a . The variation visible in the lower 10% of the pattern occurred as the feedback loop corrected for errors in the static calibration. Figure 3b shows the relationship between the written and target depths along the red cross section of Fig. 3a . The average written depth and the error distribution for the upper 75% of the pattern are shown in Fig. 3c . Figure 3d and e Fig. 3f . The 1σ error was 0.85 nm for the sine wave pattern and 0.69 nm for the chequerboard pattern. These uncertainties compare favourably with the intrinsic roughness of a spin-cast polymer film of ≃0.5 nm 26 and the feedback scheme introduces only a few angstroms of additional roughness to the intrinsic roughness of the patterning process (R q,tool = 0.4 nm). Overall the patterning process achieves a fidelity that is compatible with the requirements of, for example, the spiral phase plate for imparting orbital angular momentum to free electrons 10 . The power spectral density of the surface topography emerges as an important parameter 27, 28 in theories of contact mechanics and tribology. Using our closed-loop lithography process, it is possible to define an artificial surface "roughness" spanning a length scale from several 10 s of nanometers to several 10 s of micrometers. Figure 3g shows a self-affine artificial surface roughness with a | | k 1/ dependence of the amplitude on the wavenumber. This functional dependence is exhibited by spin-cast films 29 . Figure 3h show the analysis of the frequency content of the artificial roughness surface. For more than one order of magnitude in frequency space there is excellent agreement of the measured and the target amplitudes. The largest errors are present in the lowest frequency components. This is due to cross talk between the capacitive force used to actuate the lever and the written pattern. The polymer is a dielectric material, and for these larger patterns eventually sufficient material is removed so that the capacitance of the cantilever-sample system is affected. In Fig. 3h , it is also evident that errors emerge at higher frequencies due to the finite size of the probe used to fabricate the pattern. The written amplitude falls to half the target amplitude for a half wavelength of λ c = 48 nm for Fig. 3g . This lateral resolution is consistent with the finite opening angle slope of the t-SPL tip and the patterning depth.
For many applications it is required to transfer the profile from the PPA resist into a silicon or silicon oxide layer, either to realise the pattern in a more robust material or to amplify the topography 16, 21, 30 . We optimized the transfer stack geometry by introducing a 3 nm thin PMMA layer between the substrate and the PPA for thermal isolation. The additional layer resulted in a reduction of the residual polymer layer when patterning to the maximium possible depth (writing with the largest possible heating voltage V H and writing force V F ) on silicon from ≈25 nm 31 to ≈10 nm. This reduction in the residual polymer layer is important for high fidelity transfer. The improvement likely arose because the additional silicon-PMMA and PMMA-resist interfaces improve the isolation of the thermal resist from the silicon which acts as a heat sink. This heat sink counteracts the heating effect of the tip eventually preventing decomposition of the resist. Furthermore, we found appropriate etching parameters of our silicon dry etch 16 to obtain a linear transfer of the grayscale patterns into the substrate (see methods section for details). In Fig. 4 , we present the result of transferring several patterns relevant for applications from the PPA layer into a silicon or silicon oxide substrate. Figure 4a and b show the result of transferring a sine wave patterned important for distributed feedback devices into silicon using this method. Figure 4c and d show a fabricated spiral phase plate geometry 9, 10 in silicon. Figure 4e and f show equivalent results for the transfer of a Gaussian deformation with a width of 450 nm and a depth of 30 nm into a sputtered silicon oxide layer using the same etch process as for Fig. 4a-4d . All cross sections in Fig. 4 are compared to the absolute target depth programmed during patterning and amplified with the calibrated amplification factor. Only in the case of the silicon oxide transfer the pattern was slightly under-etched and an offset of 2 nm was added. The distribution of depths in the etched sample has been calculated for each depth level appearing in the target pattern and is shown in Fig. 4g and h for silicon and silicon oxide, respectively. The transfer into silicon oxide yields a highly linear relationship (Fig. 4g) between the depth in the final silicon oxide structure and the target patterning depth in the PPA. In the case of the silicon transfer (Fig. 4b) , the relationship is also highly linear for the target depth range from 35 nm to 10 nm. However, a deviation of 7% is visible for the deepest target depth. We believe that this is due to a non-linearity in the early phase of the polymer etch process due to the chemical modification of the etched polymer surface. For future work, a slightly thicker residual PPA layer could be used to ensure a linear transfer of the full range of written depths. The slope of the blue dashed line in Fig. 4b and g gives the amplification ratio for the pattern-transfer process. For this choice of etch chemistry we observe an amplification ratio of 6.1 for silicon and 0.96 for SiO 2 .
For the silicon pattern of Fig. 4a the average 1σ width of the distributions for each depth level is 8.4 nm. The written pattern used for the etching had a 1σ absolute error of 1.3 nm. The amplified roughness (6.1 × 1.3 nm) agrees to within 6% with the observed silicon roughness. This shows that the transfer does not introduce additional roughness into our patterns. The final RMS error in the silicon oxide structure is 1.8 nm. Comparison with an etch test on an unpatterned layer yielded a surface roughness of 1.3 nm. For transfer into silicon oxide the quality of our final structure is limited by the quality of the sputtered silicon oxide rather than the accuracy of the t-SPL patterning. This is in contrast to the situation when transferring into silicon.
A key area of application for high resolution grayscale patterning is nanophotonics, where structures of several hundred nanometers up to a few micrometers require fabrication with nanometer precision. Here we realize vertical microcavities, see Fig. 5a , with high quality factor and wavelength-scale mode volume by creating smooth Gaussian deformations (depth 30 nm, full-width at half-maximum 450 nm) 32 (see Methods for details) that provide strong lateral confinement of the optical mode in addition to the longitudinal confinement between two distributed bragg reflectors (DBRs). Placing two identical Gaussians within a small distance on the order of the wavelength, a so-called photonic molecule can be formed, where the two zero-dimensional cavities are coupled through the evanescent fields. This coupling leads to a splitting of the mode into a "bonding" and an "anti-bonding" mode, which energy separation is set by the distance between the Gaussian deformations and crucially depends on the fabrication accuracy of the structures.
For statistics, we prepared for the six spacings ranging linearly from Δx = 0 to Δx = 800 nm six nominally identical cavities. Figure 5b shows the topography of the patterning field in PPA containing all 36 Gaussian pairs. After pattern transfer to silicon oxide the roughness increases, see Fig. 5c for a closeup of a Gaussian pair with Δx = 640 nm before and after transfer. Figure 5d compares cross-sections through the center of the lowest row of structures (symbols) with the target patterns (lines). Figure 5e shows the emission of a Gaussian pair with Δx = 640 nm after addition of the two DBRs, filling with Coumarine solution, and optical excitation. A clear separation of two distinct Lorentzian shaped peaks is observed, attributed to the mode splitting ΔE of the system. Figure 5f shows the mode splitting, i.e. the coupling strength between the microcavities, as a function of the distance between the Gaussians' centers. Comparing the measurements to ab-initio three-dimensional finite-difference time-domain (3D FDTD) simulations we find excellent agreement without any fit parameter (except for the smallest distance where the simulation becomes slightly inaccurate owing to memory limitations on the computational cell size). A similar accuracy could not be achieved using focused ion beam (FIB) milling for fabrication 8 . It is an important milestone for extending the basic building block of the photonic molecule towards larger arrays of microcavities which could be used for polariton quantum simulations of crystal lattices 33 or quantum computing with trapped ions 34 . In conclusion, we have developed a complete resist-patterning and pattern-transfer solution that provides high resolution lateral and nanometer-accurate vertical fabrication of grayscale patterns in a substrate. To achieve this goal, we have implemented a closed-loop lithography process that is capable of fabricating surface profiles in resist with an accuracy of less than 1 nm in a single pass. This required a thorough analysis of our open-loop system. First, we determined that our cantilever-substrate system could be approximated as a parallel-plate capacitor attached to a spring. Second, we found that material removal was governed by the dynamics of this mechanical cantilever system if sufficiently high temperatures were used. In this operating regime, our model provides an accurate description of the system and allows the implementation of a model-based control scheme capable of nanometer control over the absolute patterning depth. Moreover, we have shown that the transfer and amplification into silicon and silicon oxide proceed linearly such that the fidelity and accuracy of our written resist patterns are not compromised during the etch transfer.
We demonstrate the potential of our approach by fabricating wavelength-scale photonic molecules 23 with a target geometry and, correspondingly, a target energy-mode splitting. We found excellent agreement of the measured optical response with simulations based on the target geometry. This capability is a key step to extend the concept of photonic molecules towards the fabrication of coupled microcavities of designed coupling strength, needed for quantum simulations of 2D lattices. Moreover, the result is further evidence of the accuracy of our fabrication approach and the precision to target the desired function in a nanoscale device. In general, we anticipate that the ability to fabricate 3D topographies with nanometer accuracy will open up new routes for the experimental realization of nanoscale devices as well as for exciting fundamental studies in fields ranging from tribology to electron optics.
Methods
Film preparation. The resist films for the patterns shown in Fig. 3 were prepared by spin coating a solution of polyphthalaldehyde dissolved in anisole. The 120-nm-thick films were spun at 4000 rpm from a 5% weight solution.
The films used for the silicon etching were prepared in three steps. First the wafer was cleaned by dipping it into buffered HF solution, followed by exposure to an oxygen plasma in a barrel asher. Then a 3-nm-thick PMMA layer was spin-coated from a 0.2% solution of PMMA in anisole. The PMMA solution was obtained by dilution of a 2% 950 PMMA resist solution supplied by Micro Chem. Finally, a 65-nm-thick PPA layer was spin-coated on top of the PMMA layer from a 3% weight solution at 2700 rpm. The film was baked at 90 °C for 3 minutes to remove the residual solvent.
t-SPL patterning. The thermal scanning probe lithography (t-SPL) was performed on our home-made system, which has been described in detail elsewhere 16, 17 . Details on the feedback scheme are provided in the supplementary information.
Reactive ion etching. The reactive ion etching was performed using a deep reactive ion etching tool from Alcatel. SF 6 was used in conjunction with C 4 F 8 at flow rates of 40 sccm and 60 sccm, respectively. The source power was 1500 W and the acceleration power was 15 W.
Fabrication and characterization of photonic molecules. The microcavity consists of two mirrors with distributed Bragg reflectors (DBR) with a quarter-wavelength stack of 6.5 and 9.5 layer pairs of Ta 2 O 5 /SiO 2 from magnetron sputtering. For one mirror, we pattern the Si substrate (PPA transfer) with the Gaussian-shaped domes prior to the mirror deposition. For the other mirror, we define a ~200 μm diameter mesa structure with 30 μm back-etch on a borosilicate substrate to obtain a small mirror area with reduced sensitivity to surface defects or particles. Both mirrors are mounted within a micro-photoluminescence setup on different XYZ nanopositioning stages where the distance is controlled to change the resonance wavelength. In order to measure the optical modes in fluorescence, we drop cast 0.1% Coumarine in Toluene solution between the mirrors and use a 405 nm fiber coupled continuous wave laser focused to 2 μm spot size for excitation. The light is collected by a microscope objective and analyzed in a fiber-coupled spectrograph. For the photonic simulations we employed 3D FDTD calculations 35 with a spatial grid resolution of 4 nm, using the same targeted geometry of the two coupled Gaussians that served as input to the fabrication. The refractive indices for the DBR materials were obtained from ellipsometry (nTa 2 O 5 = 2.115 and nSiO 2 = 1.476).
